Cadence Design Systems, Inc., today announced an ongoing multi-year agreement with TSMC to develop the design infrastructure for 16-nanometer FinFET technology, targeting advanced node designs for mobile, networking, servers and FPGA applications. The deep collaboration, beginning earlier in the design process than usual, will effectively address the design challenges specific to FinFETs -- from design analysis through signoff -- and will deliver the infrastructure necessary to enable ultra low-power, high-performance chips.
FinFETs help deliver the power, performance, and area (PPA) advantages that are needed to develop highly differentiated SoC designs at 16 nanometers and smaller process technologies. Unlike a planar FET, the FinFET employs a vertical fin-like structure protruding from the substrate with the gate wrapping around the sides and top of the fin, thereby producing transistors with low leakage currents and fast switching performance. This extended Cadence-TSMC collaboration will produce the design infrastructure that chip designers need for accurate electrical characteristics and parasitic models required for advanced FinFET designs for mobile and enterprise applications.
"The FinFET device requires greater accuracy, from analysis through signoff, and that is why TSMC is teaming with Cadence on this project," said Suk Lee, TSMC Senior Director, Design Infrastructure Marketing Division. "This collaboration will enable designers to use the new process technology with confidence earlier than ever before, allowing our mutual customers to meet their power, performance and time-to-market goals."
"Producing the design infrastructure necessary for these types of complex, groundbreaking processes requires close collaboration between foundries and EDA technology innovators," said Chi-Ping Hsu, senior vice president, Silicon Realization Group at Cadence. "In joining with TSMC, a leader in FinFET technology, Cadence brings unique technology innovations and expertise that will provide designers with the FinFET design capabilities they need to bring high-performance, power-efficient products to market."
Recommended for You
Latest News Posts
- Bandai Namco release 1080p New Gundam Breaker screenshots
- Monster Hunter World: console update released, patch notes
- Hellblade: Senua's Sacrifice devs shocked at PC game sales
- Donkey Kong Country: Tropical Freeze overview trailer reveal
- Infinity War Iron Spider Suit now comes with game pre-order
- GIGABYTE X470 Aorus Gaming 7 WIFI Motherboard Review
- AsRock Z97 not picking up SATA drive
- GA-X79-UD3 NVMe
- MyDigitalDiscount 128GB/256GB/512GB M.2 NVMe PCIe SSD Review
- EVGA DG-77 Mid-Tower Chassis Review
- Micron Launches Industry's First Enterprise SATA Solid State Drives Built on Leading 64-layer 3D NAND Technology
- Micron, Rambus, Northwest Logic and Avery Design to Deliver a Comprehensive GDDR6 Solution for Next-Generation Applications
- Toshiba Memory America Unveils UFS Devices Utilizing 64-Layer, 3D Flash Memory
- ASUS Announces GeForce GTX 1070 Ti Series Gaming Graphics Cards
- ASUS Announces ASUS Hangouts Meet Hardware Kit