Toshiba Corporation today announced that the company has developed a prototype memory element for a spin transfer torque magnetoresistive random access memory (STT-MRAM) that achieves the world's lowest power consumption yet reported, indicating that it has the potential to surpass the power consumption efficiency of SRAM as cache memory.
Like all digital products, mobile devices, including smartphones and tablet PCs, rely on high-speed memory to supply the main processor with essential instructions and frequently requested data. Until now SRAM has provided the cache-memory solution. However, improving the performance of SRAM to match advances in mobile products results in increasing current leakage, both during operation and in standby mode, degrading power performance.
MRAM, a next-generation memory based on magnetic materials, has emerged as an alternative to SRAM because it is non-volatile, cutting leak current during standby status. However, until now MRAM power consumption has exceeded that of SRAM, throwing up a major barrier to practical application.
Toshiba's new memory element advances the company's pioneering work in STT-MRAM and overcomes the longstanding operating trade-off by securing improved speed while reducing power consumption by 90 percent. The improved structure is based on perpendicular magnetization and takes element miniaturization to below 30 nm. Introduction of this newly designed "normally-off" memory circuit with no passes for current to leak into cuts leak current to zero in both operation and standby without any specific power supply management.
Toshiba has confirmed the performance of the new STT-MRAM memory element with a highly accurate processor simulator. This modeled application of an STT-MRAM integrating the memory as cache memory and recorded a two-thirds reduction in power consumption by a standard mobile chip set carrying out standard operating functions, a result confirming that the new MRAM element has the lowest power consumption yet achieved. This clearly points the way toward the first MRAM with the potential to surpass SRAM in practical operation.
Going forward Toshiba expects to bring the new memory element to STT-MRAM cache memory for mobile processors integrated into smartphones and tablet PCs, and will promote accelerated research and development toward that end.
This work includes results from the "Normally-off Computing" project funded by Japan's NEDO (New Energy and Industrial Technology Development Organization). Toshiba will present three papers on the new STT-MRAM and its technologies on December 11 and 12 at IEDM, the International Electron Device Meeting held by IEEE in San Francisco from December 10.
Latest News Posts
- Hello Games on No Man's Sky launch: we shared too much info
- Shazam's first trailer injects fun, and color into the DCEU
- DC unleashes first Aquaman trailer during SDCC 2018
- GeForce GTX 1170 benchmark surfaces, faster than GTX 1080 Ti
- Escape the 'Isle of Dogs' in our Blu-ray giveaway!
- HELP With a Sniper.2 Z68 bios U1C, won't boot with discrete VGA
- Z97X-SLI doesn't recognize NVME-SSD
- Design a Colorful SSD contest
- NZXT Kraken M22 CPU Cooler Review
- Question about ASROCK 970 Extreme3 1.0
- Micron Launches Industry's First Enterprise SATA Solid State Drives Built on Leading 64-layer 3D NAND Technology
- Micron, Rambus, Northwest Logic and Avery Design to Deliver a Comprehensive GDDR6 Solution for Next-Generation Applications
- Toshiba Memory America Unveils UFS Devices Utilizing 64-Layer, 3D Flash Memory
- ASUS Announces GeForce GTX 1070 Ti Series Gaming Graphics Cards
- ASUS Announces ASUS Hangouts Meet Hardware Kit