Technology content trusted in North America and globally since 1999
7,875 Reviews & Articles | 58,625 News Posts

Intel Skylake Microarchitecture - High Level Info from IDF 2015

By: Steven Bassiri | Intel CPUs in CPUs, Chipsets & SoCs | Posted: Aug 24, 2015 1:15 pm

Security, Cache, and Memory Improvements




Intel has implemented new security extensions called Intel Software Guard (SGX) and Intel Memory Protection Extensions (MPX). The SGX extension allows for the creation of isolated enclaves which protect against attacks. Debugging is disabled when an enclave is enabled to reduce holes which could make it vulnerable to attacks. Intel's MPX allows for every memory access to be checked to help stop attacks. More specifically, MPX is useful for stopping buffer overflow attacks.





Improvements have also been made to the last level cache (LLC). Both LLC throughput and fabric throughput have been doubled.




As we saw with Broadwell, the CPU had eDRAM onboard that was seen as L4 cache by the system. This changes for Skylake; the eDRAM is now seen as part of system memory instead of L4 cache. For all purposes, the eDRAM is now treated like system memory and software cannot differentiate between the two. However, Intel said that their graphics driver might have the capability to specifically address the eDRAM.




There are some benefits to this eDRAM implementation. There is no longer a need to flush it for coherency maintenance, and it should be available for I/O devices, instead of just mainly graphics.

    We at TweakTown openly invite the companies who provide us with review samples / who are mentioned or discussed to express their opinion of our content. If any company representative wishes to respond, we will publish the response here.

Related Tags

Got an opinion on this content? Post a comment below!