Cadence Design Systems, Inc., today announced an ongoing multi-year agreement with TSMC to develop the design infrastructure for 16-nanometer FinFET technology, targeting advanced node designs for mobile, networking, servers and FPGA applications. The deep collaboration, beginning earlier in the design process than usual, will effectively address the design challenges specific to FinFETs -- from design analysis through signoff -- and will deliver the infrastructure necessary to enable ultra low-power, high-performance chips.
FinFETs help deliver the power, performance, and area (PPA) advantages that are needed to develop highly differentiated SoC designs at 16 nanometers and smaller process technologies. Unlike a planar FET, the FinFET employs a vertical fin-like structure protruding from the substrate with the gate wrapping around the sides and top of the fin, thereby producing transistors with low leakage currents and fast switching performance. This extended Cadence-TSMC collaboration will produce the design infrastructure that chip designers need for accurate electrical characteristics and parasitic models required for advanced FinFET designs for mobile and enterprise applications.
"The FinFET device requires greater accuracy, from analysis through signoff, and that is why TSMC is teaming with Cadence on this project," said Suk Lee, TSMC Senior Director, Design Infrastructure Marketing Division. "This collaboration will enable designers to use the new process technology with confidence earlier than ever before, allowing our mutual customers to meet their power, performance and time-to-market goals."
"Producing the design infrastructure necessary for these types of complex, groundbreaking processes requires close collaboration between foundries and EDA technology innovators," said Chi-Ping Hsu, senior vice president, Silicon Realization Group at Cadence. "In joining with TSMC, a leader in FinFET technology, Cadence brings unique technology innovations and expertise that will provide designers with the FinFET design capabilities they need to bring high-performance, power-efficient products to market."
Recommended for You
Latest News Posts
- Four-part Mass Effect book series links original trilogy to Andromeda
- Sonic the Hedgehog's new 2017 game to have 'huge emphasis on quality'
- If you own an HTC Vive, you have to play Pool Nation VR
- Nintendo NX might use both cartridges and discs
- This emotional AMD commercial invites you to join the Radeon Rebellion
- Why does my Monitor show static and lines occasionally when using 144hz?
- Considering a DK-04 when they come in stock, just have a few questions beforehand.
- Skylake Overclocking i7 6700k help please
- X170 EXTREME ECC Build
- GA-Z77-UD5H and W10 Sata Port Recognition?
- ADATA launches the Premier SP550 M.2 2280 SATA 6Gb/s SSD
- Mangstor's NX-Series storage arrays accelerate HPC throughput with new burst buffer capabilities
- Swiftech unveils new Komodo Waterblocks for NVIDIA GeForce GTX1080 and GTX1070 flagship video cards
- ADATA releases the HD700 and HV620S external hard drives
- BIOSTAR teams up with Apacer and Thermaltake to showcase high-end gaming machines