Cadence Design Systems, Inc., today announced an ongoing multi-year agreement with TSMC to develop the design infrastructure for 16-nanometer FinFET technology, targeting advanced node designs for mobile, networking, servers and FPGA applications. The deep collaboration, beginning earlier in the design process than usual, will effectively address the design challenges specific to FinFETs -- from design analysis through signoff -- and will deliver the infrastructure necessary to enable ultra low-power, high-performance chips.
FinFETs help deliver the power, performance, and area (PPA) advantages that are needed to develop highly differentiated SoC designs at 16 nanometers and smaller process technologies. Unlike a planar FET, the FinFET employs a vertical fin-like structure protruding from the substrate with the gate wrapping around the sides and top of the fin, thereby producing transistors with low leakage currents and fast switching performance. This extended Cadence-TSMC collaboration will produce the design infrastructure that chip designers need for accurate electrical characteristics and parasitic models required for advanced FinFET designs for mobile and enterprise applications.
"The FinFET device requires greater accuracy, from analysis through signoff, and that is why TSMC is teaming with Cadence on this project," said Suk Lee, TSMC Senior Director, Design Infrastructure Marketing Division. "This collaboration will enable designers to use the new process technology with confidence earlier than ever before, allowing our mutual customers to meet their power, performance and time-to-market goals."
"Producing the design infrastructure necessary for these types of complex, groundbreaking processes requires close collaboration between foundries and EDA technology innovators," said Chi-Ping Hsu, senior vice president, Silicon Realization Group at Cadence. "In joining with TSMC, a leader in FinFET technology, Cadence brings unique technology innovations and expertise that will provide designers with the FinFET design capabilities they need to bring high-performance, power-efficient products to market."
Recommended for You
Latest News Posts
- The Rock's alarm clock app inspires you to get up in the morning
- Fully prep for the ITIL Foundation Exam for just $39
- Expert says self-driving cars means more car sex
- NVIDIA's next-gen GeForce teased with 'Order of 10' mystery
- Polaris is exciting, but will this be the GPU we're looking for?
- I bought a new open box assus laptop but the sound does not work, help.
- JBL Xtreme Portable Bluetooth Speaker Review
- PC reboots immediately after being put to sleep
- How does correct CPU install bend pins?
- ASRock and Intel teams up to create one of the smallest mini PCs: DeskMini
- Sapphire launches Radeon Pro Duo for ultimate VR & 4K experience
- Seagate now shipping 10TB helium enterprise drive in volume
- ENERMAX announces the new DFR technology with D.F.PRESSURE
- World's first 24/7 esports TV channel launched