Cadence Design Systems, Inc., today announced an ongoing multi-year agreement with TSMC to develop the design infrastructure for 16-nanometer FinFET technology, targeting advanced node designs for mobile, networking, servers and FPGA applications. The deep collaboration, beginning earlier in the design process than usual, will effectively address the design challenges specific to FinFETs -- from design analysis through signoff -- and will deliver the infrastructure necessary to enable ultra low-power, high-performance chips.
FinFETs help deliver the power, performance, and area (PPA) advantages that are needed to develop highly differentiated SoC designs at 16 nanometers and smaller process technologies. Unlike a planar FET, the FinFET employs a vertical fin-like structure protruding from the substrate with the gate wrapping around the sides and top of the fin, thereby producing transistors with low leakage currents and fast switching performance. This extended Cadence-TSMC collaboration will produce the design infrastructure that chip designers need for accurate electrical characteristics and parasitic models required for advanced FinFET designs for mobile and enterprise applications.
"The FinFET device requires greater accuracy, from analysis through signoff, and that is why TSMC is teaming with Cadence on this project," said Suk Lee, TSMC Senior Director, Design Infrastructure Marketing Division. "This collaboration will enable designers to use the new process technology with confidence earlier than ever before, allowing our mutual customers to meet their power, performance and time-to-market goals."
"Producing the design infrastructure necessary for these types of complex, groundbreaking processes requires close collaboration between foundries and EDA technology innovators," said Chi-Ping Hsu, senior vice president, Silicon Realization Group at Cadence. "In joining with TSMC, a leader in FinFET technology, Cadence brings unique technology innovations and expertise that will provide designers with the FinFET design capabilities they need to bring high-performance, power-efficient products to market."
Recommended for You
Latest News Posts
- Huawei and Leica establish new R&D center for VR and AR
- How you can become a hacker's worst nightmare
- Snapchat announces sunglasses with a built-in camera
- How to build dynamic web apps with Angular JS
- Samsung Galaxy S8 rumored to rock a 4K display
- Mirror's Edge Catalyst Graphics Performance Tweak Guide
- Prepping LGA2011 Build
- Unable to find BIOS update for motherboard
- Lian Li O Series Multiple Expansion card support
- asrock fatality h170 performance red light on bios and not monitor output no beeps
- Antec and Razer team up to co-brand a new Mini-ITX gaming chassis
- Samsung Electronics accelerates the NVMe era for consumers with its highest performing 960 PRO and EVO Solid State Drives
- Lighting is in the Aer: NZXT launches Aer RGB, premium LED PWM fans
- Syber Gaming delivers VR and 4K-ready 'C Series' small form factor gaming PC
- HyperX Gears of War gaming headset shipping now