Cadence Design Systems, Inc., today announced an ongoing multi-year agreement with TSMC to develop the design infrastructure for 16-nanometer FinFET technology, targeting advanced node designs for mobile, networking, servers and FPGA applications. The deep collaboration, beginning earlier in the design process than usual, will effectively address the design challenges specific to FinFETs -- from design analysis through signoff -- and will deliver the infrastructure necessary to enable ultra low-power, high-performance chips.
FinFETs help deliver the power, performance, and area (PPA) advantages that are needed to develop highly differentiated SoC designs at 16 nanometers and smaller process technologies. Unlike a planar FET, the FinFET employs a vertical fin-like structure protruding from the substrate with the gate wrapping around the sides and top of the fin, thereby producing transistors with low leakage currents and fast switching performance. This extended Cadence-TSMC collaboration will produce the design infrastructure that chip designers need for accurate electrical characteristics and parasitic models required for advanced FinFET designs for mobile and enterprise applications.
"The FinFET device requires greater accuracy, from analysis through signoff, and that is why TSMC is teaming with Cadence on this project," said Suk Lee, TSMC Senior Director, Design Infrastructure Marketing Division. "This collaboration will enable designers to use the new process technology with confidence earlier than ever before, allowing our mutual customers to meet their power, performance and time-to-market goals."
"Producing the design infrastructure necessary for these types of complex, groundbreaking processes requires close collaboration between foundries and EDA technology innovators," said Chi-Ping Hsu, senior vice president, Silicon Realization Group at Cadence. "In joining with TSMC, a leader in FinFET technology, Cadence brings unique technology innovations and expertise that will provide designers with the FinFET design capabilities they need to bring high-performance, power-efficient products to market."
Recommended for You
Latest News Posts
- WhatsApp is now home to 900 million users
- Toyota pledges $50 million into autonomous car research centers at MIT
- PowerColor's new dual-GPU has 16GB of VRAM, requires 1000W of power
- QuakeCon 2016 announced for August 4-7, 2016
- Fallout 4 has more dialogue than Fallout 3 and Skyrim combined
- TP-LINK Archer C3200 Tri-Band AC3200 Wireless Router Review
- Does my motherbord support this RAM ?
- Windows 10 Pro 64bit on GA990FXA-UD3 R5 advice for USB3 problem
- Seagate Game Drive 2TB Xbox STEA2000403 Add-on Storage Device Review
- How can you find updated drivers like people post to this site all the time?
- SEAGATE DELIVERS INDUSTRY'S BROADEST PORTFOLIO OF 8TB HARD DRIVES
- CYBERTRONPC ANNOUNCES SMALL FORM FACTOR SYSTEM WITH AMD R9 NANO GRAPHICS CARD
- SilverStone Storage Devices - Mobile Series - MS08
- ASRock Z170 OC Formula Sets More Records at IDF 2015 San Francisco!
- ATTO Technology to Display Network and Storage Connectivity Portfolio at VMworld 2015