Intel Completes Next Generation, 32nm Process Development Phase
SYDNEY, Australia, Dec. 10, 2008 - Intel Corporation has completed the development phase of its next-generation manufacturing process that further shrinks chip circuitry to 32 nanometres (a billionth of a metre). The company is on track for production readiness of this future generation using even more energy-efficient, denser and higher performing transistors in the fourth quarter of 2009.
Intel will provide a multitude of technical details around the 32nm process technology along with several other topics during presentations at the International Electron Devices meeting (IEDM) next week in San Francisco. Finishing the development phase for the company's 32nm process technology and production readiness in this timeframe means that Intel remains on pace with its ambitious product and manufacturing cadence referred to as the company's "tick-tock" strategy.
That plan revolves around introducing an entirely new processor microarchitecture alternating with a cutting edge manufacturing process about every 12 months, an effort unmatched in the industry. Producing 32nm chips next year would mark the fourth consecutive year Intel has met its goal.
The Intel 32nm paper and presentation describe a logic technology that incorporates second-generation high-k + metal gate technology, 193nm immersion lithography for critical patterning layers and enhanced transistor strain techniques. These features enhance the performance and energy efficiency of Intel processors. Intel's manufacturing process has the highest transistor performance and the highest transistor density of any reported 32nm technology in the industry.
"Our manufacturing prowess and resulting products have helped us widen our lead in computing performance and battery life for Intel-based laptops, servers and desktops," said Mark Bohr, Intel Senior Fellow and director of process architecture and integration. "As we've shown this year, the manufacturing strategy and execution have also given us the ability to create entirely new product lines for MIDs, CE equipment, embedded computers and netbooks."
Other Intel IEDM papers will describe a low power system on chip version of Intel's 45nm process, transistors based on compound semiconductors, substrate engineering to improve performance of 45nm transistors, integrating chemical mechanical polish for the 45nm node and beyond; and, integrating an array of silicon photonics modulators. Intel will also participate in a short course on 22nm CMOS Technology.
Latest News Posts
- Square Enix to embrace games as a service business model
- Red Dead 2 delay won't interrupt future Rockstar games
- Far Cry 5 co-op supports full campaign
- Far Cry 5: Everything you need to know
- EVGA teases its GTX 1080 Ti Kingpin, unveil at Computex
- Gigabyte z170 UD5: Question about Voltage Spikes/Offset
- ASRock AliveXFire-esata2 compatibility with Phenom II X4 980
- m4a88td-m/usb3 & Windows 10
- OWC ThunderBay 4 Mini Thunderbolt 2 Review
- Prey benchmarked: Radeon RX 580 vs. GeForce GTX 1060
- Qualcomm fuels IoT growth by currently delivering more than 1 million chips a day into a wide range of connected applications
- Team Group announces theme for COMPUTEX 2017 showcase: go beyond the limit and reach for the top
- SAPPHIRE announces PULSE Radeon RX 560 graphics card
- ELITEGROUP computer to stand out at Computex for its smart campus deployment, robotic technology, education laptops, tablets, mini PC, and motherboards
- ADATA Shares a Symphony of Technology at Computex 2017