Vivante Corporation today announces that its GPU GraphiVisor solution will be featured in a white paper and sponsorship at the Jon Peddie Research Virtualize Conference. GraphiVisor is at the heart of solutions that must be both high-performance and secure, such as in Automotive applications, where feature-rich user experiences must exist in the same system as safety-critical functions with no tolerance for error or tampering. GraphiVisor will work alongside traditional security measures such as 2-step authentication, encryption and network security for truly secure systems in applications where some systems must be designed to have uninhibited, immediate access to the GPU and even a small error-margin is unacceptable, and a new level of hardware isolation is necessary. Vivante IP provides that option with two GPUs that can operate in isolation on one system.
Vivante is excited to be a part of the 2015 Virtualize Conference, with a best practices panel on virtualization options that will include Rick Tewell of Freescale Semiconductor, who heads the Graphics Architecture team for the i.MX product lines. Freescale has adopted Vivante's dual-GPU isolation technology in the i.MX6 Quad to allow one Microcontroller solution for multiple graphics applications that have varying requirements for safety and real-time performance.
"Vehicles are becoming increasingly reliant on high-tech systems for essential information and safety features, such as Advanced Driver Assistance Systems, while at the same time consumers demand increasingly impressive user interfaces that seamlessly interface with other user technology," said Wei-Jin Dai, CEO of Vivante Corporation. "GraphiVisor allows Vivante GPUs to maintain isolated, secure systems to satisfy both demands."
In Depth: two dual-GPU resource states
When the GPU is combined, so that all shader cores can operate in one context, the architecture has the full features of a dual-core GPU. When the GPU is virtualized, there is a secure Memory Management Unit (additional state bit) and secure bus interface with secure page tables that determines the type of surface and access patterns allowed. This allows the GPU core(s) to be virtualized across multiple OSes and applications and blocked off from each other. Secure transactions are allowed through a secure path and non-secure Read/Writes can go through the standard MMU and ACE-Lite/AXI interface. The whole process is strictly controlled by the platform and implemented in hardware.
For more information about virtualization and the 2015 Virtualize Conference, visit this page.
Latest News Posts
- AMD Ryzen powered QNAP NAS spotted at Computex
- MSI GeForce GTX 1080 Ti Lightning Z spotted
- Regenerate a 'Doctor Who' Blu-ray in our latest giveaway
- Take-Two earns 81% of its net revenue from consoles
- AMD ThreadRipper 1998X: 16C/32T @ 3.9GHz, 44 PCIe lanes
- Asrock X99 Extreme11 reports only 48GB instead of 64 GB
- H270m Pro4 Can't boot with my SSD, stuck on splash
- Gigabyte z170 UD5: Question about Voltage Spikes/Offset
- ASRock AliveXFire-esata2 compatibility with Phenom II X4 980
- m4a88td-m/usb3 & Windows 10
- Qualcomm fuels IoT growth by currently delivering more than 1 million chips a day into a wide range of connected applications
- Team Group announces theme for COMPUTEX 2017 showcase: go beyond the limit and reach for the top
- SAPPHIRE announces PULSE Radeon RX 560 graphics card
- ELITEGROUP computer to stand out at Computex for its smart campus deployment, robotic technology, education laptops, tablets, mini PC, and motherboards
- ADATA Shares a Symphony of Technology at Computex 2017